


FIG. 1



**FIG. 2**




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13 is a block diagram of a multi-channel communication system. A central **CONTROL ENGINE** (1301) is connected to four parallel processing channels. Each channel consists of a **BUFFER MEMORY** (1302, 1303, 1304, 1305), a **PROCESSING ENGINE** (1302, 1303, 1304, 1305), and a **FRAME UNIT** (1306, 1307). The channels are labeled **RX SIGNAL** and **TX SIGNAL** at the input/output, and **RX DATA** and **TX DATA** at the output/input. The processing engines are **SYMBOL UNIT PROCESSING ENGINE**, **SLOT UNIT PROCESSING ENGINE**, and **FRAME UNIT PROCESSING ENGINE**.

FIG. 14






FIG. 16




FIG. 17




FIG. 18





FIG. 19



- (a) CONTROL UNIT DECIDES TO SWITCH THE CHANNELS, GET BS REFERENCE SFN, AND SEND THE COMMAND TO SWITCH
- (b) THE COMMAND REACHES LSI #n
- (c) THE COMMAND REACHES LSI #m
- (d) EACH LSI EXECUTES THE SWITCHING

*FIG. 20*

